Partially reconfigurable matrix multiplication for area and time efficiency on FPGAs | IEEE Conference Publication | IEEE Xplore