A mechanism for implementing precise exceptions in pipelined processors | IEEE Conference Publication | IEEE Xplore