An advanced minimization technique for multiple valued multiple output logic expressions using LUT and realization using current mode CMOS | IEEE Conference Publication | IEEE Xplore