Design of transport triggered architecture processors for wireless encryption | IEEE Conference Publication | IEEE Xplore