Functional vectors generation for RT-level Verilog descriptions based on path enumeration and constraint logic programming | IEEE Conference Publication | IEEE Xplore