High-level synthesis in latency insensitive system methodology | IEEE Conference Publication | IEEE Xplore