Validation of embedded systems using formal method aided simulation | IEEE Conference Publication | IEEE Xplore