Evaluating Dataflow and Pipelined Vector Processing Architectures for FPGA Co-processors | IEEE Conference Publication | IEEE Xplore