Two Architectures of a General Digit-Serial Normal Basis Multiplier | IEEE Conference Publication | IEEE Xplore