Exploiting Parallelism in Double Path Adders' Structure for Increased Throughput of Floating Point Addition | IEEE Conference Publication | IEEE Xplore