Generating RTL Synthesizable Code from Behavioral Testbenches for Hardware-Accelerated Verification | IEEE Conference Publication | IEEE Xplore