Utilization of all Levels of Parallelism in a Processor Array with Subword Parallelism | IEEE Conference Publication | IEEE Xplore