An on Chip Network inside a FPGA for Run-Time Reconfigurable Low Latency Grid Communication | IEEE Conference Publication | IEEE Xplore