On the Risk of Fault Coupling over the Chip Substrate | IEEE Conference Publication | IEEE Xplore