Design of Testable Universal Logic Gate Targeting Minimum Wire-Crossings in QCA Logic Circuit | IEEE Conference Publication | IEEE Xplore