Quaternary High Performance Arithmetic Logic Unit Design | IEEE Conference Publication | IEEE Xplore