Design of Asynchronous Circuits on FPGAs for Soft Error Tolerance | IEEE Conference Publication | IEEE Xplore