Design of a Low Power, Sub-Threshold, Asynchronous Arithmetic Logic Unit Using a Bidirectional Adder | IEEE Conference Publication | IEEE Xplore