FPGA Design of an Open-Loop True Random Number Generator | IEEE Conference Publication | IEEE Xplore