Design Tradeoffs of Long Links in Hierarchical Tiled Networks-on-Chip | IEEE Conference Publication | IEEE Xplore