Minimizing Reversible Circuits in the 2n Scheme Using Two and Three Bits Patterns | IEEE Conference Publication | IEEE Xplore