Seesaw: An Area-Optimized FPGA Viterbi Decoder for PUFs | IEEE Conference Publication | IEEE Xplore