Reconfigurable Traffic-Aware Radio Interconnect for a 2048-core Chip Multiprocessor | IEEE Conference Publication | IEEE Xplore