Gate Resizing for Soft Error Rate Reduction in Nano-scale Digital Circuits Considering Process Variations | IEEE Conference Publication | IEEE Xplore