Memory Aware Packet Matching Architecture for High-Speed Networks | IEEE Conference Publication | IEEE Xplore