Design of a SystemVerilog-Based Sigma-Delta ADC Real Number Model | IEEE Conference Publication | IEEE Xplore