Improving Digital Circuit Simulation with Batch-Parallel Logic Evaluation | IEEE Conference Publication | IEEE Xplore