An accurate flip-flop selection technique for reducing logic SER | IEEE Conference Publication | IEEE Xplore