A unified model for timing speculation: Evaluating the impact of technology scaling, CMOS design style, and fault recovery mechanism | IEEE Conference Publication | IEEE Xplore