A novel architecture to reduce test time in march-based SRAM tests | IEEE Conference Publication | IEEE Xplore