Architecture and HW/SW validation of nonlinear Border-Preserving Interpolator | IEEE Conference Publication | IEEE Xplore