Reversible logic implementation of AES algorithm | IEEE Conference Publication | IEEE Xplore