3D/ 2.5D stacked IC cost modeling and test flow selection | IEEE Conference Publication | IEEE Xplore