Multi-valued logic test access mechanism for test time and power reduction | IEEE Conference Publication | IEEE Xplore