A design-flow for high-level synthesis and resource estimation of reconfigurable architectures | IEEE Conference Publication | IEEE Xplore