FPGA implementations of HEVC sub-pixel interpolation using high-level synthesis | IEEE Conference Publication | IEEE Xplore