Neural Network for Circuit Models of Monolithic InAlN/GaN NAND and NOR Logic Gates | IEEE Conference Publication | IEEE Xplore