A RISC architecture to explore HW/SW parallelism in HW/SW codesign | IEEE Conference Publication | IEEE Xplore