Power and Area Efficient Design of Network-on-Chip Router through Utilization of Idle Buffers | IEEE Conference Publication | IEEE Xplore