Reduced complexity, FPGA implementation of quasi-cyclic LDPC decoder | IEEE Conference Publication | IEEE Xplore