Optimization of bit-per-stage for low-voltage low-power CMOS pipeline ADCs | IEEE Conference Publication | IEEE Xplore