Optimized design of ECL gates with a power constraint | IEEE Conference Publication | IEEE Xplore