A systematic design procedure for high-speed opamp performance optimization | IEEE Conference Publication | IEEE Xplore

A systematic design procedure for high-speed opamp performance optimization


Abstract:

This work introduces a design procedure for two-stage class AB opamps which minimizes power consumption for a given specifications set. The proposed procedure has been ap...Show More

Abstract:

This work introduces a design procedure for two-stage class AB opamps which minimizes power consumption for a given specifications set. The proposed procedure has been applied to the redesign of published opamps for comparison target, demonstrating the procedure validity by improving their efficiency. The systematic procedure is then applied to an opamp that will be part of the readout of an imager. The opamp is designed in a 0.35 /spl mu/m 3.3V standard CMOS technology and exhibits GBW /spl equiv/49MHz, SR /spl equiv/ 74V//spl mu/s, 0.1% settling time of 43ns, consuming only 0.87mW with a die area of 0.0053mm/sup 2/.
Date of Conference: 02-02 September 2005
Date Added to IEEE Xplore: 31 October 2005
Print ISBN:0-7803-9066-0
Conference Location: Cork, Ireland

References

References is not available for this document.