A pixel-parallel cellular processor array in a stacked three-layer 3D silicon-on-insulator technology | IEEE Conference Publication | IEEE Xplore