High speed VLSI implementation of a finite field multiplier using redundant representation | IEEE Conference Publication | IEEE Xplore