Design of new CMOS current mode min and max circuits for FLC chip applications | IEEE Conference Publication | IEEE Xplore