Clocked semi-floating-gate pseudo differential pair for low-voltage analog design | IEEE Conference Publication | IEEE Xplore