Correct procedures to evaluate the effect of intradie variations on the delay variability of digital circuits | IEEE Conference Publication | IEEE Xplore