An FPGA based decimation filter processor design for real-time continuous-time Σ−Δ modulator performance measurement and evaluation | IEEE Conference Publication | IEEE Xplore