Design trade-offs in ultra-low-power CMOS and STSCL digital systems | IEEE Conference Publication | IEEE Xplore